Jonghyun Kim

@kimjonghyun
9704@gmail.com | \blacksquare Linkedin | \bigcirc Git
Hub | \bigotimes Homepage

Education

Carnegie Mellon University Ph.D in Electrical and Computer Engineering • Advisor: Professor Vanessa Chen	Pittsburgh, PA, USA 2024 – Present
Konkuk University	Seoul, South Korea
M.S. in Electrical and Electronics Engineering	2022 - 2024
• GPA: 4.37/4.5	
• Thesis: "A High-Performance True Random Number Generator for Next-G Systems"	eneration Secure
Advisor: Professor Hyungil Chae	
Konkuk University	Seoul, South Korea
B.S. in Electrical and Electronics Engineering(Admission with top-honors)	2016 - 2022
• GPA: 4.05/4.5, Major GPA: 4.22/4.5	
Advisor: Professor Hyungil Chae	
Research Interests	

Homomorphic Encryption, Multi-level SerDes(ADC-DSP based), Hardware Security, Hardware Accelerators, Mixed-Signal Circuits, High-Performance Computing, System-level Circuit Design

RESEARCH EXPERIENCE

Energy-Efficient Circuits and Systems Lab	Pittsburgh, PA
Research Assistant	Jan 2024 – Present
• Various hardware security research	
Circuit and System Design Laboratory	Seoul, South Korea
Student Researcher	Jan 2020 – Dec 2023
• Chip-lead tape-out project on 2.5-GS/s pipelined SAR ADC in Jun 2022.	
• Chip-lead tape-out project on 40-GS/s, 32-Channel TI-SAR ADC for PAM-4 SerDes Receiver in Dec 2022.	
• Chip-support tape-out project for ultra-low power SAR ADC in Aug 2023.	
• Chip-lead tape-out project on full-custom SRAM for high-speed analog-to-digital converter	r(ADC) in Sep 2020.

- Chip-lead tape-out project on high-performance true random number generator(TRNG) in Sep 2021.
- Chip-support tape-out project on CIC decimation filter and digital-calibration circuit design for noise-shaping successive-approximation register(SAR) ADC in April 2021.
- Chip-support tape-out project on digital-calibration circuit design and custom layout support for time-interleaved(TI) bandpass noise-shaping SAR ADC in December 2021.
- Experience with 28nm CMOS Process Design Kit(PDK) setup.
- Developed a data weighted averaging(DWA) Verilog-RTL IP for noise-shaping ADC.
- Developed a high electron mobility transistor(HEMT) based gas-sensor controller Verilog-RTL IP.

PUBLICATIONS

Journal Papers(SCI/SCIE)

- [j3] **Jonghyun Kim** and Hyungil Chae, "A 10-Gb/s True Random Number Generator Using ML-Resistant Middle Square Method", IEEE Journal of Solid-State Circuits(JSSC), Early Access, 2024.
- [j2] **Jonghyun Kim**, Younggyun Oh and Hyungil Chae, "An IF Reconfigurable Bandpass Noise-Shaping SAR ADC for IoT and Mobile Application", Electronics Letters(EL), Sep. 2022.
- [j1] Kihyun Kim, Jihyun Baek, **Jonghyun Kim** and Hyungil Chae, "Time-interleaved Noise-shaping SAR ADC based on CIFF Architecture with Redundancy Error Correction Technique", Journal of Semiconductor Technology and Science(JSTS), Oct. 2021.

International Conference Proceedings

- [c2] Jonghyun Kim and Hyungil Chae, "A 10-Gbps, 0.121-pJ/bit, All-Digital True Random-Number Generator Using Middle Square Method", in Proceedings of IEEE Asian Solid-State Circuits Conference(ASSCC), Nov. 6-9, 2022.
- [c1] Jihyun Baek, Jonghyun Kim, Gyuchan Cho, Jintae Kim, and Hyungil Chae, "A 7-Bit 4-GS/s Quad-Channel Time-Interleaved SAR ADC With 2-Then-1-Bit Cycle Conversion," in Proceedings of IEEE Asian Solid-State Circuits Conference(ASSCC), Nov. 6-9, 2022.

Work Experience

ARTEC IT Solutions APAC

Part-time R&D Intern

- Developed applications using C#(.NET) in a Windows WPF(xaml) environment.
- Managed an secure E-Mail archiving system.
- Built an secure unstructured data archiving system for SAP, based on SAP Archive Link.
- Experience in Debian-based Linux server management.

ARTEC IT Solutions AG

Fulltime R&D Intern

Frankfurt am Main, Hessen, Germany Nov 2018 — Mar 2019

- C#(.NET) development based on Windows WPF(xaml) application development environment.
- SAP unstructured data archiving system build based on SAP Archive Link.
- Microsoft Exchange and Hyper-V based server management.

Teaching Experience

Engineering Mathematics

Learning Mentor

- Mentored students on engineering mathematics, focusing on signal processing.
- Received additional scholarship.

Senior Design Project

Teaching Assistant

• Teaching on EDA tool(Cadence Virtuoso) usage and two-stage Op-Amp design.

Fellowships

Carnegie Mellon University, Carnegie Institute of Technology Dean's Fellowship(2024-): Ph.D program fellowship from electrical and computer engineering department of Carnegie Mellon University

Konkuk University, Graduate Fellowship(2022-2023): This fellowship is granted for excellent undergraduate students. Tuition is granted for 2-year full semesters.

Konkuk University, Undergraduate Fellowship(2016, 2019-2021): Admission with top-honors in engineering department. Tuition is granted for 4-year full semesters.

Awards&Scholarships

Hyundai MOBIS CEO Award(2020): CEO award from Hyundai MOBIS in 2020 Embedded Software Contest (Self-driving Car) as a software developer.

Research for Undergraduate Students(RUS) Program Scholarship(2021,2022): This scholarship is granted for students who participated RUS program.

Dream Semester Project Scholarship(2021): This scholarship is granted for students who participated dream semester. In this project, I proceeded with TRNG design project.

Mentoring Scholarship(2020): This scholarship is granted for metoring undergraduate students where mentors are only accepted with top-grades on engineering-mathematics.

Seoul, South Korea Oct 2018 - June 2020

Konkuk University

Sep 2020 - Dec 2020

Konkuk University

Mar 2022 - Jun 2022

Projects

- PIM(Process-In-Memory) Semiconductor Design Research Center , Ministry of Science and ICT, South Korea, 2022 2023
- Ultra-high Speed Analog-Digital Converter with Configurable Passband for Low Power/Small Beyond-5G Wireless Receiver, Ministry of Science and ICT, South Korea, 2020 2022
- Multi-band Receiver Architecture using Bandpass ADC for Low-power and Small-size 5G Mobile Applications, Samsung Research Funding & Incubation Center for Future Technology, 2020 2022

Skills

Programming Languages: Python, Linux, C#, C, C++, MATLAB, Tcl, LATEX, Skill, Tensorflow, Rust **Hardware Description Languages:** Verilog, System Verilog

EDA Tools: Cadence Virtuoso ADE-L, Cadence Virtuoso ADE-XL, Cadence Virtuoso Maestro, Cadence Virtuoso Layout Editor, Synopsys VCS, Synopsys Design Compiler, Synopsys IC Compiler, Synopsys IC Compiler, Synopsys Primetime, Synopsys Formality, Mentor Calibre DRC, Mentor Calibre LVS, Mentor Calibre xRC

Languages: Korean(Native), English(Professional, TOEFL:103), German(Elementary)

HOBBIES

French Horn, Violin, Trombone, Baseball